| Phonon-cavity electromechanics | |
| Nature Physics doi:10.1038/nphys2277 | |
| I. Mahboob, K. Nishiguchi, H. Okamoto, and H. Yamaguchi | |
| [ABSTRACT]Photonic cavities have emerged as an indispensable tool to control and manipulate harmonic motion in opto/electromechanical systems. Invariably, in these systems a high-quality-factor photonic mode is parametrically coupled to a high-quality-factor mechanical oscillation mode. This entails the demanding challenges of either combining two physically distinct systems, or else optimizing the same nanostructure for both mechanical and optical properties. In contrast to these approaches, here we show that the cavity can be realized by the second oscillation mode of the same mechanical oscillator. A piezoelectric pump generates strain-induced parametric coupling between the first and the second mode at a rate that can exceed their intrinsic relaxation rate. This leads to a mechanically induced transparency in the second mode which plays the role of the phonon cavity, the emergence of parametric normal-mode splittingand the ability to cool the first mode. Thus, the mechanical oscillator can now be completely manipulated by a phonon cavity | |
| Tuneable electromechanical comb generation | |
| Appl. Phys. Lett. vol. 100, p. 113109 (2012) | |
| I. Mahboob, Q. Wilmart, K. Nishiguchi, A. Fujiwara, and H. Yamaguchi | |
| [ABSTRACT]An array of equally spaced oscillations or a comb is created within the bandwidth of the fundamental mode of an electromechanical resonator. This phenomenon utilises 2 continuous-wave (CW) pump excitations that piezoelectrically modulate the tension in the mechanical element and is seeded by a CW harmonic excitation of the first mode i.e., the signal. The resultant comb can be dynamically manipulated via the pumps and signal where the teeth separation can be tuned over 3 orders of magnitude and the comb density can be increased from just 2 teeth to nearly 10^2. (c) 2012 American Institute of Physics | |
| Bound exciton photoluminescence from ion-implanted phosphorus in thin silicon layers | |
| Optics Express, vol. 19, p. 25255 (2011). | |
| H. Sumikura, K. Nishiguchi, Y. Ono, A. Fujiwara, and M. Notomi | |
| [ABSTRACT]We report the observation of clear bound exciton (BE) emission from ion-implanted phosphorus. Shallow implantation and high-temperature annealing successfully introduce active donors into thin silicon layers. The BE emission at a wavelength of 1079 nm shows that a part of the implanted donors are definitely activated and isolated from each other. However, photoluminescence and electron spin resonance studies find a cluster state of the activated donors. The BE emission is suppressed by this cluster state rather than the nonradiative processes caused by ion implantation. Our results provide important information about ion implantation for doping quantum devices with phosphorus quantum bits. (c) 2011 OSA | |
| Wide-band idler generation in a GaAs electromechanical resonator | |
| Phys. Rev. B, vol. 84, p. 113411 (2011). | |
| I. Mahboob, Q. Wilmart, K. Nishiguchi, A. Fujiwara, and H. Yamaguchi | |
| [ABSTRACT]Periodically modulating the piezoelectrically introduced strain in an electromechanical resonator can enable the fundamental (ω0) and the first modes (ω1) to be coupled. This is explicitly demonstrated with the creation of a mechanical idler at ω1 (ω0) when a signal excitation is applied at ω0 (ω1) and a pump excitation is applied at ω0+ω1. The dynamics of the mechanical idler generation are captured by a simple phenomenological model and our experimental demonstration paves the way toward accessing the diverse functionality of nonlinear optics in an on-chip electromechanical platform. | |
| Evaluation of a Gate Capacitance in the Sub-aF Range for a Chemical Field-Effect Transistor With a Si Nanowire Channel | |
| IEEE Trans. Nanotechnology, vol. 10, p. 1172 (2011). | |
| N. Clement, K. Nishiguchi, A. Fujiwara, and D. Vuillaume | |
| [ABSTRACT]An evaluation of the gate capacitance of a field-effect transitor (FET), whose channel length and width are several ten nanometer, is a key point for sensors applications. However, experimental and precise evaluation of capacitance in the attofarad range or less has been extremely difficult. Here, we report an extraction of the capacitance down to 0.55 aF for a Si FET with a nanoscale wire channel, whose width and length are 15 and 50 nm, respectively. The extraction can be achieved by using a combination of four kinds of measurements: current characteristics modulated by double gates, random-telegraph-signal noise induced by trapping and detrapping of a single electron, dielectric polarization noise, and current characteristics showing Coulomb blockade at low temperature. The extraction of such a small gate capacitance enables us to evaluate electron mobility in a nanoscale wire by using a classical model of current characteristics of an FET. | |
| Large Array of Sub-10-nm Single-Grain Au Nanodots for use in Nanotechnology | |
| Small, DOI: 10.1002/smll.201100915 (2011). | |
| N. Clement, G. Patriarche, K. Smaali, F. Vaurette, K. Nishiguchi, D. Troadec, A. Fujiwara, and D. Vuillaume | |
| [ABSTRACT]A uniform array of single-grain Au nanodots, as small as 5--8 nm, can be formed on silicon using e-beam lithography. The as-fabricated nanodots are amorphous, and thermal annealing converts them to pure Au single crystals covered with a thin SiO2 layer. These findings are based on physical measurements, such as atomic force microscopy (AFM), atomic-resolution scanning transmission electron microscopy, and chemical techniques using energy dispersive X-ray spectroscopy. A self-assembled organic monolayer is grafted on the nanodots and characterized chemically with nanometric lateral resolution. The extended uniform array of nanodots is used as a new test-bed for molecular electronic devices. | |
| Single-Electron Stochastic Resonance Using Si Nanowire Transistors | |||
| Picked up in SPOTLIGHTS: Editors'Choice from APEX and JJAP. | |||
| Jpn. J. Appl. Phys., vol. 50, p. 06GF04 (2011). | Patern perception using stochastic resonace ![]() |
||
| K. Nishiguchi and A. Fujiwara | |||
| [ABSTRACT] We demonstrate stochastic resonance (SR) with single electrons (SEs) using nanoscale metal-oxide-semiconductor field-effect transistors (MOSFETs). Input signal applied to a MOSFET modulates SE transport in an average manner based on nonlinear characteristics. On the other hand, an individual SE goes through the MOSFET in a completely random manner, which corresponds to shot noise. SEs transferred to a storage node are counted precisely by the other MOSFET and used as an output signal. The correlation between the input and output signals is improved by taking advantage of extrinsic noise as well as the intrinsic shot noise composed of SEs. It is confirmed that the shot-noise-assisted SR allows fast operation with a simple system. Pattern perception utilizing SR is also demonstrated. | |||
| Single-electron counting statistics of shot noise in nanowire Si metal-oxide-semiconductor field-effect transistors | |||
| Picked up in the May 23, 20011 issue of Virtual Journal of Nanoscale Science & Technology | |||
| Appl. Phys. Lett., vol. 98, p. 193502 (2011). | Time-domain analysis on shot noise ![]() | ||
| K. Nishiguchi, Y. Ono, and A. Fujiwara | |||
| [ABSTRACT] Shot noise in the transport of single electrons in a Si metal-oxide-semiconductor field-effect transistor is monitored by real-time measurement with a high-charge-sensitivity electrometer. In the current range between zepto and attoamperes, the current characteristics are found to be divided into two regimes: a temperature-independent regime in the lower current range and a temperature-dependent one in the higher current range. A time-domain analysis reveals that, for both regimes, the single-electron transport obeys a pure Poisson process with the Fano factor’s being nearly unity, while the shot noise is suppressed with reduced Fano factors around the boundary. c 2011 American Institute of Physics | |||
| Accuracy evaluation of single-electron shuttle transfer in Si nanowire metal-oxide-semiconductor field-effect transistors | |
| Appl. Phys. Lett., vol. 98, p. 222104 (2011). | |
| G. Yamahata, K. Nishiguchi, and A. Fujiwara | |
| [ABSTRACT] We report on evaluation of transfer accuracy in a single-electron turnstile using silicon nanowire metal-oxide-semiconductor field-effect transistors at 17 K. Single-electron shuttle transfer and single-shot detection of a single electron are used to detect errors of the transfer. Errors for the transfer through an electrostatically formed island are ascribed to thermal processes. We also observed single-electron transfer mediated by a trap level, which exhibits a wide current plateau and a low error rate. c 2011 American Institute of Physics | |
| Strong Stark effect in electroluminescence from phosphorous-doped silicon-on-insulator metal-oxide-semiconductor field-effect transistors | |||
| Appl. Phys. Lett., vol. 98, p. 033503 (2011). | |||
| J. Noborisaka, K. Nishiguchi, Y. Ono, H. Kageshima, and A. Fujiwara | |||
| [ABSTRACT] We report a strong Stark effect in electroluminescence (EL) from thin silicon-on-insulator metal-oxide-semiconductor field-effect transistors. The EL peak shows a large Stark shift of up to 50 meV when a gate-induced electric field is applied. Such a large shift is observed because of the strong confinement of carriers by a Si/SiO2 quantum well. Furthermore, we observe a sudden decrease of EL intensity at a specific electric field. This feature is ascribed to electron dissociation from phosphorous atom to subbands in a triangular well at the Si/SiO2 interface by the applied electric field. c 2011 American Institute of Physics | |||
| Interconnect-free parallel logic circuits in a single mechanical resonator | |||
| Nature Communications, v. 2, DOI:10.1038/ncomms1201 (2011). | |||
| I. Mahboob, E. Flurin, K. Nishiguchi, A. Fujiwara, and H. Yamaguchi | |||
| [ABSTRACT] In conventional computers, wiring between transistors is required to enable the execution of Boolean logic functions. This has resulted in processors in which billions of transistors are physically interconnected, which limits integration densities, gives rise to huge power consumption and restricts processing speeds. A method to eliminate wiring amongst transistors by condensing Boolean logic into a single active element is thus highly desirable. Here, we demonstrate a novel logic architecture using only a single electromechanical parametric resonator into which multiple channels of binary information are encoded as mechanical oscillations at different frequencies. The parametric resonator can mix these channels, resulting in new mechanical oscillation states that enable the construction of AND, OR and XOR logic gates as well as multibit logic circuits. Moreover, the mechanical logic gates and circuits can be executed simultaneously, giving rise to the prospect of a parallel logic processor in just a single mechanical resonator. | |||
| A silicon nanowire ion-sensitive field-effect transistor with elementary charge sensitivity | |||
| Appl. Phys. Lett., vol. 98, p. 014104 (2011). | |||
| N. Clement, K. Nishiguchi, J. F. Dufreche, D. Guerin, A. Fujiwara, and D. Vuillaume | |||
| [ABSTRACT] We investigate the mechanisms responsible for the low-frequency noise in liquid-gated nanoscale silicon nanowire field-effect transistors (SiNW-FETs) and show that the charge-noise level is lower than elementary charge. Our measurements also show that ionic strength of the surrounding electrolyte has a minimal effect on the overall noise. Dielectric polarization noise seems to be at the origin of the 1/f noise in our devices. The estimated spectral density of charge noise Sq = 1.6×10^-2 e/Hz^1/2 at 10 Hz opens the door to metrological studies with these SiNW-FETs for the electrical detection of a small number of molecules. c 2011 American Institute of Physics | |||
| Enhanced force sensitivity and noise squeezing in an electromechanical resonator coupled to a nanotransistor | |||
| Appl. Phys. Lett., vol. 97, p. 253105 (2010). | |||
| I. Mahboob, E. Flurin, K. Nishiguchi, A. Fujiwara, and H. Yamaguchi | |||
| [ABSTRACT] A nanofield-effect transistor (nano-FET) is coupled to a massive piezoelectricity based electromechanical resonator integrated with a parametric amplifier. The mechanical parametric amplifier can enhance the resonator’s displacement and the resulting electrical signal is further amplified by the nano-FET. This hybrid amplification scheme yields an increase in the mechanical displacement signal by 70 dB resulting in a force sensitivity of 200 aNHz^-1/2 at 3 K. The mechanical parametric amplifier can also squeeze the displacement noise in one oscillation phase by 5 dB enabling a factor of 4 reduction in the thermomechanical noise force level. c 2010 American Institute of Physics | |||
| Separately contacted monocrystalline silicon double-layer structure with an amorphous silicon dioxide barrier made by wafer bonding | |||
| Semiconductor Science and Technology, vol. 25, p. 125001 (2010) | |||
| K. Takashina, M. Nagase, K. Nishiguchi, Y. Ono, H. Omi, A. Fujiwara, T. Fujisawa, and K. Muraki | |||
| [ABSTRACT] A double layer of monocrystalline silicon separated by a 23.5 nm silicon dioxide barrier is fabricated by bonding two silicon-on-insulator wafers with oxidized surface layers. The two layers are separately contacted allowing transport measurements through individual layers and a bias voltage to be applied between the layers. Four-terminal magnetotransport measurements at cryogenic temperatures on electrons generated close to the central oxide barrier show reasonable mobility. | |||
| One-by-one trap activation in silicon nanowire transistors | |||
| Nature Communications, v. 1, DOI:10.1038/ncomms1092 (2010). | |||
| N. Clement , K. Nishiguchi, A. Fujiwara, and D. Vuillaume | |||
| [ABSTRACT] Flicker or 1/f noise in metal-oxide-semiconductor field-effect transistors (MOSFETs) has been identified as the main source of noise at low frequency. It often originates from an ensemble of a huge number of charges becoming trapped and de-trapped. However, as a deviation from the well-known model of 1/f noise is observed for nanoscale MOSFETs, a new model is required. Here, we report the observation of one-by-one trap activation controlled by the gate voltage in a nanowire MOSFET and propose a new low-frequency-noise theory for nanoscale FETs. We show that the Coulomb repulsion between electronically charged trap sites prevents the activation of several traps simultaneously. This effect induces a noise reduction of more than one order of magnitude. It decreases when the electron density in the channel is increased due to the electrical screening of traps. These findings are technologically useful for any FET with a short and narrow channel. | |||
| Resonant escape over an oscillating barrier in a single-electron ratchet transfer | |||
| Phys. Rev. B, vol. 82, p. 033303 (2010). | |||
| S. Miyamoto, K. Nishiguchi, Y. Ono, K. M. Itoh, and A. Fujiwara | |||
| [ABSTRACT] Single-electron escape from a metastable state over an oscillating barrier is experimentally investigated in silicon-based ratchet transfer. When the barrier is oscillating on a time-scale characteristic of the single-electron escape, synchronization occurs between the deterministic barrier modulation and the stochastic escape events. The average escape time as a function of its oscillation frequency exhibits a minimum providing a primary signature for resonant activation of single electrons. c 2010 The American Physical Society | |||
| Tunneling spectroscopy of electron subbands in thin silicon-on-insulator metal-oxide-semiconductor field-effect transistors | |||
| Appl. Phys. Lett., vol. 96, p. 112102 (2010). | |||
| J. Noborisaka, K. Nishiguchi, H. Kageshima, Y. Ono, and A. Fujiwara | |||
| [ABSTRACT] We report the tunneling spectroscopy of thin silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistors with tunneling gate oxide. When electrons are injected into a thin SOI well, the gate-tunneling current shows kink structures originating from quantized energy levels in the SOI well. From the theoretical consideration of the energy levels and their density of states, the observed features can be ascribed to electron tunneling into the in-plane fourfold degenerate valley subbands. Furthermore, inhomogeneous peak broadening of the kink structures in the experiment is well explained by the SOI thickness variation. c 2010 American Institute of Physics | |||
| Si nanowire ion-sensitive field-effect transistors with a shared floating gate | |||
| Appl. Phys. Lett., vol. 94, p. 163106 (2009). | Real-time monitoring of molecules ![]() | ||
| K. Nishiguchi, N. Clement , T. Yamaguchi, and A. Fujiwara | |||
| [ABSTRACT] Ion-sensitive field-effect transistors (ISFETs) arrayed in parallel were fabricated on a silicon-on-insulator substrate. Since the nanoscale wire channels of the ISFETs are bridged with a floating gate on which molecules are preferably immobilized, signals originating from charged materials only on the floating gate can appear and can therefore be distinguished from background noise, which leads to noise-robust sensing. Additionally, the nanoscale channels provide the ISFETs with single-electron-resolution charge sensitivity as well as a reduction in background noise induced in the wider channels used as electrical leads. These features promise the detection of a small number of molecules. c 2009 American Institute of Physics | |||
| Single-electron counting statistics and its circuit application in nanoscale field-effect transistors at room temperature | |||
| Nanotechnology, vol. 20, p. 175201 (2009). | Flexible pattern recognition![]() | ||
| K. Nishiguchi and A. Fujiwara | |||
| [ABSTRACT] A circuit utilizing single electrons is demonstrated at room temperature. Individual electrons randomly passing through the nanoscale silicon-on-insulator metal-oxide-semiconductor field-effect transistor (MOSFET) are monitored by an electrometer in real time. Such a random behavior of single electrons is used for high-quality random-number generation suitable for data processing which stochastically extracts the most preferable pattern among various ones. MOSFET-based random-number generation allows fast operation as well as high controllability, which leads to flexible extraction of the preferable pattern. | |||
| Room temperature piezoelectric displacement detection via a silicon field effect transistor | |||
| Appl. Phys. Lett., vol. 95, p. 233102 (2009). | |||
| I. Mahboob, K. Nishiguchi, A. Fujiwara, and H. Yamaguchi | |||
| [ABSTRACT] An electromechanical oscillator embedded with a two dimensional electron gas is capacitively coupled to a silicon field effect transistor (Si-FET). The piezovoltage induced by the mechanical motion modulates the current passing through the Si-FET enabling the electromechanical oscillator’s position to be monitored. When the Si-FET is biased at its optimal point, the motion induced piezovoltage can be amplified resulting in a displacement sensitivity of 6×10^-12mHz-1/2 for a 131 kHz GaAs resonator which is among the highest recorded for an all-electrical room temperature detection scheme. c 2009 American Institute of Physics | |||
| Low power and fast electro-optic silicon modulator with lateral p-i-n embedded photonic crystal nanocavity | |||
| Optics Express, vol. 17, 22505-22513 (2009) | |||
| T. Tanabe, K. Nishiguchi, E. Kuramochi, and M. Notomi | |||
| [ABSTRACT] We have fabricated high-Q photonic crystal nanocavities with a lateral p-i-n structure to demonstrate low-power and high-speed electro-optic modulation in a silicon chip. GHz operation is demonstrated at a very low (μW level) operating power, which is about 4.6 times lower than that reported for other cavities in silicon. This low-power operation is due to the small size and high-Q of the photonic crystal nanocavity. c 2009 OSA | |||
| Horizontal position analysis of single acceptors in Si nanoscale field-effect transistors | |||
| Appl. Phys. Lett., vol. 94, 223501 (2009) | |||
| M. A. H. Khalafalla, Y. Ono, K. Nishiguchi, and A. Fujiwara | |||
| [ABSTRACT] The authors performed conductance measurements to identify the horizontal position of single boron acceptors in silicon-on-insulator nanoscale field-effect transistors at a temperature of 6 K. The horizontal position, i.e., how far the acceptor is from the source or drain terminal, is qualitatively obtained, and it is shown, on the level of single dopants, that the acceptor near the source significantly affects the subthreshold nature of the transistor. c 2009 American Institute of Physics | |||
| Electrons and holes in a 40 nm thick silicon slab at cryogenic temperatures | |||
| Appl. Phys. Lett., vol. 94, 142104 (2009) | |||
| K. Takashina, K. Nishiguchi, Y. Ono, A. Fujiwara, T. Fujisawa, Y. Hirayama, and K. Muraki | |||
| [ABSTRACT] We demonstrate low temperature operation of an electron-hole bilayer device based on a 40 nm thick layer of silicon in which electrons and holes can be simultaneously induced and contacted independently. The device allows the application of bias between the electrons and holes enhancing controllability over density and confining potential. We confirm that drag measurements are possible with the structure. c 2009 American Institute of Physics | |||
| Single-Electron-Resolution Electrometer Based on Field-Effect Transistor | |||
| Picked up in the December 15, 2008 issue of Virtual Journal of Nanoscale Science & Technology | |||
| Jpn. J. Appl. Phys., vol. 47, pp. 8305-8310 (2008). | Single-electron detection at room temperature ![]() | ||
| K. Nishiguchi, C. Koechlin, Y. Ono, A. Fujiwara, H. Inokawa, and H. Yamaguchi | |||
| [ABSTRACT] An electrometer based on field-effect transistors (FETs) was fabricated on a silicon-on-insulator substrate (SOI). The electrometer has a nanometer-scale small channel and a capacitively coupled node, where single electrons are stored. We discuss the dependence of the charge sensitivity of the electrometer on its structure and on its operation condition and gives guides for achieving the higher charge sensitivity. The device optimization based on this dependence allows the demonstration of the electrometer with extremely high charge sensitivity, 0.0013 e/√Hz at 1 Hz, at room temperature. | |||
| Low-energy electron emission from an electron inversion layer of a Si/SiO2/Si cathode for nano-decomposition | |||
| Jpn. J. Appl. Phys., vol. 47, pp. 5106-5108 (2008). | Electron emission from mos structure ![]() | ||
| K. Nishiguchi, M. Nagase, T. Yamaguchi, A. Fujiwara, and H. Yamaguchi | |||
| [ABSTRACT] We fabricated an electron-emission cathode with a Si/SiO2/Si structure using metal{xide《emiconductor field-effect transistor (MOSFET) fabrication technology. Electrons travel from an electron-source Si layer to a thin polycrystalline Si (poly-Si) through a thin SiO2 and some of them with high energy, i.e., hot electrons, are emitted from the poly-Si surface. By utilizing an electron-inversion layer as the electron source, high efficiency and stability of electron emission were achieved. Material decomposition at a depth of a few nanometers was also demonstrated using a low-energy-electron irradiation from the cathode operated in a low vacuum condition. | |||
| Stochastic data processing circuit based on single electrons using nanoscale field-effect transistors | |||
| Picked up in the February 25, 2008 issue of Virtual Journal
of Nanoscale Science & Technology. Picked up in News and Views of the May 8, 2008 online issue of Nature. | |||
| Appl. Phys. Lett., vol. 92, p. 062105 (2008). | Flexible logic circuit![]() | ||
| K. Nishiguchi, Y. Ono, A. Fujiwara, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] A circuit utilizing single electrons is demonstrated at room temperature using a silicon-on-insulator metal-oxide-semiconductor field-effect transistor (MOSFET). Individual electrons randomly passing through the nanoscale MOSFET, which are the origin of shot noise, are monitored by an electrometer in real time. This random behavior of single electrons is used as a random number for a stochastic associative memory for image-pattern matching, in which the most preferable pattern is extracted with the largest probability. The use of electron transport in the MOSFET provides high controllability of the randomness as well as fast generation of random numbers. The present result promises single-electron applications using nanoscale MOSFETs. c 2008 American Institute of Physics | |||
| Escape dynamics of a few electrons in a single-electron ratchet using silicon nanowire metal-oxide-semiconductor field-effect transistor | |||
| Appl. Phys. Lett., vol. 93, 222103 (2008) | |||
| S. Miyamoto, K. Nishiguchi, Y. Ono, K M. Itoh, and A. Fujiwara. | |||
| [ABSTRACT] Transport dynamics of a few electrons in a quantum dot are investigated in a single-electron ratchet using silicon nanowire metal-oxide-semiconductor field-effect transistors. Time-resolved measurements in a nanosecond regime are carried out to determine the escape times of the first, second, and third electrons from the quantum dot originally containing three electrons. The escape time strongly depends on the number of electrons due to the single-electron charging effect in the quantum dot, which makes it possible to achieve selective ejection of a desired number of electrons. c 2008 American Institute of Physics | |||
| Silicon single-charge transfer devices | |||
| J. Phys. Chem. Solids Vol. 69, No. 2-3, 702-707 (2008) | |||
| Y. Ono, A. Fujiwara, K. Nishiguchi, Y. Takahashi, and H. Inokawa. | |||
| [ABSTRACT] The single-electron device (SED) enables the control of electron motion on the level of an elementary charge. Single-charge transfer devices are special SEDs that enable single-electron transfer synchronized with the gate clock. They have the potential for extremely low transfer error rates and are expected to be building blocks for future information processing and electrical metrology. We have been pursuing the fabrication of Si-based SEDs using CMOS technology with the help of electron-beam lithography and have recently demonstrated the single-charge transfer devices. The devices are composed of one Si quantum dot sandwitched between two tiny MOS gates and can operate at much higher temperatures than those of former metal-based and compound-semiconductor-based devices. This opens up the possibility of the practical use of clocked single-charge transfer. | |||
| Nanoampere charge pump by single-electron ratchet using silicon nanowire metal-oxide-semiconductor field-effect transistor | |||
| Appl. Phys. Lett., vol. 92, 042102 (2008) | |||
| A. Fujiwara, K. Nishiguchi, and Y. Ono. | |||
| [ABSTRACT] Nanoampere single-electron pumping is presented at 20 K using a single-electron ratchet comprising silicon nanowire metal-oxide-semiconductor field-effect transistors. The ratchet features an asymmetric potential with a pocket that captures single electrons from the source and ejects them to the drain. Directional single-electron transfer is achieved by applying one ac signal with the frequency up to 2.3 GHz. We find anomalous shapes of current steps which can be ascribed to nonadiabatic electron capture. c 2008 American Institute of Physics | |||
| Infrared detection with silicon nano field-effect transistors | |||
| Picked up in the June 11, 2007 issue of Virtual Journal
of Nanoscale Science and Technology Picked up in the August, 2007 issue of Photonics Spectra Picked up in the July, 2007 issue of Laser Focus World | |||
| Appl. Phys. Lett., vol. 90, p. 223108 (2007). | Infrared detection![]() |
||
| K. Nishiguchi, A. Fujiwara, Y. Ono, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] The authors fabricated nanoscale silicon metal-oxide-semiconductor field-effect transistors (MOSFETs) to detect an infrared (IR) signal at room temperature. The IR signal excites conduction-band electrons in an undoped channel of a MOSFET and some of them are injected through an energy barrier into a storage node (SN) electrically formed by the MOSFET. Small signals, originating from electrons, stored in the SN are detected by an electrometer with a single-electron resolution. Additionally, the MOSFET controls the number and energy of electrons injected into the SN. This enables electrical control of the sensitivity and cutoff wavelengths of IR signals, suggesting the possibility of highly functional IR sensors. c 2007 American Institute of Physics | |||
| Long retention of gain-cell dynamic random-access memory with undoped memory node | |||
| IEEE Electron Device Lett. vol. 28, pp. 48-50 (2007). | Memory operation with long retention ![]() |
||
| K. Nishiguchi, A. Fujiwara, Y. Ono, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] Low current leakage characteristics of a novel silicon-on-insulator (SOI) device are investigated in view of application to a gain-cell dynamic random access memory (DRAM). The device consists of a two-layered poly-Si gate. Since, in this device, the memory node is electrically formed by the gate in undoped SOI wire, no p-n junction is required. The retention is found to be dominated by the subthreshold leakage, which leads to long data retention. The device also achieved a fast (10 ns) writing time and its fabrication process is compatible with those of SOI MOSFETs. The present results, thus, strongly suggest a way of conducting a gain-cell DRAM to be embedded into logic circuits. | |||
| Identification of single and coupled acceptors in silicon nano-field-effect transistors | |||
| Appl. Phys. Lett., vol. 12, 263513 (2007) | |||
| M. A. H. Khalafalla, Y. Ono, K. Nishiguchi, and A. Fujiwara. | |||
| [ABSTRACT] We performed dopant mediated hole transport measurements to identify the depth position of individual boron acceptors and investigate two-acceptor coupling in silicon-on-insulator nanoscale field-effect transistors at a temperature of 6 K. The depth position is qualitatively obtained from the analysis of the acceptor-to-gate capacitances. We also observe signatures of a two-acceptor capacitive coupling in the characteristics of the conductance versus the front and back gate voltages. c 2007 American Institute of Physics | |||
| Transfer and detection of single electrons using metal-oxide-semiconductor field-effect transistors | |||
| IEICE Trans. Electron., vol. E90-C, p. 943 (2007). | |||
| W. Zhang, K. Nishiguchi, Y. Ono, A. Fujiwara, H. Yamaguchi, H. Inokawa, Y. Takahashi, and N. J. Wu. | |||
| [ABSTRACT] A single-electron turnstile and electrometer circuit was fabricated on a silicon-on-insulator substrate. The turnstile, which is operated by opening and closing two metal-oxide-semiconductor field-effect transistors (MOSFETs) alternately, allows current quantization at 20 K due to single-electron transfer. Another MOSFET is placed at the drain side of the turnstile to form an electron storage island. Therefore, one-by-one electron entrance into the storage island from the turnstile can be detected as an abrupt change in the current of the electrometer, which is placed near the storage island and electrically coupled to it. The correspondence between the quantized current and the single-electron counting was confirmed. | |||
| Conductance modulation by individual acceptors in Si nanoscale field-effect transistors | |||
| Appl. Phys. Lett., vol. 90, 102106 (2007). | |||
| Y. Ono, K. Nishiguchi, A. Fujiwara, H. Yamaguchi, H. Inokawa, and Y. Takahashi. | |||
| [ABSTRACT] The authors measured low-temperature conductance in nanoscale p-channel field-effect transistors lightly doped with boron. They observed a conductance modulation, which they ascribed to the trapping/detrapping of single holes by/from individual acceptors. The statistics of the appearance of the modulation in a few ten samples indicates that the number of acceptors is small, or even just one, suggesting that what the authors have observed is single-charge-transistor operation by a single-acceptor quantum dot. c 2007 American Institute of Physics | |||
| Fast All-Optical Switching using Ion-Implanted Silicon Photonic Crystal Nanocavities | |||
| Appl. Phys. Lett., vol. 90, 031115 (2007) | |||
| T. Tanabe, K. Nishiguchi, A. Shinya, E. Kuramochi, H. Inokawa, and M. Notomi | |||
| [ABSTRACT] On-chip all-optical switching based on the carrier plasma dispersion in an argon ion (Ar+) implanted photonic crystal (PhC) nanocavity that is connected to input/output waveguides is described. A high dose of Ar+ is introduced, and annealing is used to recrystallize the silicon and thus create dislocation loops at the center of the PhC slab. Dislocation loops enable the fast recombination of the carriers, which allows a fast switching recovery time for PhC switches. The switching window is threehr times smaller than that without ion implantation, while the required operating energy remains almost the same (<100 fJ). c 2007 American Instituteu of Physics | |||
| Room-temperature-operating data processing circuit based on single-electron transfer and detection with metal-oxide-semiconductor field-effect transistor technology | |||
| Picked up in the May 15, 2006 issue of Virtual Journal
of Nanoscale Science & Technology Picked up in the June 29, 2006 online issue of Nature Nanotechnology. | |||
| Appl. Phys. Lett., vol. 88, p. 183101 (2006). | Digital-Analog Converter using single electrons![]() |
||
| K. Nishiguchi, A. Fujiwara, Y. Ono, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] A single-electron-based circuit, in which electrons are transferred one by one with a turnstile and subsequently detected with a high-charge-sensitivity electrometer, was fabricated on a silicon-on-insulator substrate. The turnstile, which is operated by opening and closing two metal-oxide-semiconductor field-effect transistors alternately, allows single-electron transfer at room temperature owing to electric-field-assisted shrinkage of the single-electron box. It also achieves fast single-electron transfer (less than 10 ns) and extremely long retention (more than 10^4 s). We have applied these features to a multilevel memory and a time-division weighted sum circuit for a digital-to-analog converter. c 2006 American Institute of Physicsys | |||
| Impurity conduction in phosphorus-doped buried-channel silicon-on-insulator field-effect transistors at temperatures between 10 and 295 K | |||
| Phys. Rev. B, vol. 74, p. 235317 (2006) | |||
| Y. Ono, J-F Morizur, K. Nishiguchi, K. Takashina, and H. Yamaguchi | |||
| [ABSTRACT] We investigate transport in phosphorus-doped buried-channel metal-oxide-semiconductor field-effect transistors at temperatures between 10 and 295 K. We focus on transistors with phosphorus donor concentrations higher than those previously studied, where we expect conduction to rely on donor electrons rather than conduction-band electrons. In a range of doping concentration between around 2.1 and 8.7×10^17 cm^-3, we find that a clear peak emerges in the conductance versus gate-voltage curves at low temperature. In addition, temperature dependence measurements reveal that the conductance obeys a variable-range-hopping law up to an unexpectedly high temperature of over 100 K. The symmetric dual-gate configuration of the silicon-on-insulator we use allows us to fully characterize the vertical-bias dependence of the conductance. Comparison to computer simulation of the phosphorus impurity band depth profile reveals how the spatial variation of the impurity-band energy determines the hopping conduction in transistor structures. We conclude that the emergence of the conductance peak and the high-temperature variable-range hopping originate from the band bending and its change by the gate bias. Moreover, the peak structure is found to be strongly related to the density of states (DOS) of the phosphorus impurity band, suggesting the possibility of performing a spectroscopy for the DOS of phosphorus, the dopant of paramount importance in Si technology, through transport experiments. c 2006 The American Physical Society | |||
| Back-Gate Effect to Coulomb Blockade in Silicon-on-Insulator Trench Wires | |||
| Jpn. J. Appl. Phys., vol. 44, pp. 7717-7719 (2005). | |||
| K. Nishiguchi, C. Olivier, H. Namatsu, S. Horiguchi, Y. Ono, A. Fujiwara, Y. Takahashi, and H. Inokawa | |||
| [ABSTRACT] A back-gate (BG) effect on a Coulomb blockade in a double-gate silicon-on-insulator (SOI) nanowire is investigated. The nanowire, which is situated at the bottom of a trench and connected to thicker source/drain regions, has a naturally formed barrier at both ends and works as a single-electron transistor at low temperatures. We found that a negative BG voltage increases the charging energy of the Coulomb-blockade island in the nanowire as well as the tunnel resistance of the barriers. This indicates the possibility that the BG voltage shifts the electron wave functions in the source/drain area away from the Coulomb-blockade island and decreases the capacitance of the small junctions located at both ends of the island. | |||
| Ballistic Transport in Silicon Nanostructure | |
| Silicon Nanoelectronics ed S. Oda and D. Ferry (Marcel Dekker Inc), p.105 (2005). | |
| H. Mizuta, K. Nishiguchi, and S. Oda | |
| Charge-state control of phosphorous donors in silicon-on-insulator metal-oxide-semiconductor field-effect transistor | |||
| Jpn. J. Appl. Phys., vol. 44, p. 2588 (2005). | |||
| Y. Ono, A. Fujiwara, K. Nishiguchi, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] The drain current vs gate-voltage characteristics of a phosphorus-doped n-channel silicon-on-insulator metal-oxide-semiconductor field-effect transistor have been investigated. It was shown that, by controlling the voltage to the substrate at 20 K, the charge states of phosphorus donors can be changed in a controlled manner. Most of the donors are neutralized for the substrate voltage of around 0 V, while a major portion of the donors is ionized for a positive or negative voltage. Such a change can be detected by monitoring the change in the threshold voltage of the transistor. This is an experimental demonstration of the systematic control and monitoring of donor charge states in silicon. | |||
| Manipulation and detection of single electrons for future information processing | |||
| J. Appl. Phys., vol. 97, p. 031101 (2005). | |||
| Y. Ono, A. Fujiwara, K. Nishiguchi, H. Inokawa, and Y. Takahashi | |||
| [ABSTRACT] The ultimate goal of future information processing might be the realization of a circuit in which one bit is represented by a single electron. Such a challenging circuit would comprise elemental devices whose tasks are to drag, transfer, and detect single electrons. In achieving these tasks, the Coulomb blockade, which occurs in tiny conducting materials, plays an important role. This paper describes the current status of research on such single-charge-control devices from the viewpoints of circuit applications. c 2005 American Institute of Physics | |||
| Multifunctional Boolean Logic Using Single-Electron Transistors | |||
| IEICE Trans. Electron., vol. E87-C, pp. 1809-1817 (2004). | Full adder circuit using single-electron transistors![]() |
||
| K. Nishiguchi, H. Inokawa, Y. Ono, A. Fujiwara, and Y. Takahashi | |||
| [ABSTRACT] A multifunctional Boolean logic circuit composed of single-electron transistors (SETs) was fabricated and its operation demonstrated. The functions of Boolean logic can be changed by the half-period phase shift of the Coulomb-blockade (CB) oscillation of some SETs in the circuit, and an automatic control based on a feedback process is used to attain an exact shift. The amount of charges in the memory node (MN), which is capacitively coupled to the SET, controls the phase of the CB oscillation, and the output signal of the SET controls the amount of charge in the MN during the feedback process. This feedback process automatically adjusts SET output characteristics in such a way that it is used for the multifunctional Boolean logic. We experimentally demonstrated the automatic phase control and examined the speed of the feedback process by SPICE circuit simulation combined with a compact analytical SET model. The simulation revealed that programming time could be of the order of a few ten nanoseconds, thereby promising high-speed switching of the functions of the multifunctional Boolean logic circuit. | |||
| Multilevel memory using an electrically formed single-electron box | |||
| Picked up in August 23, 2004 issue of Virtual Journal of Nanoscale Science & Technology. | |||
| Appl. Phys. Lett., vol. 85, pp. 1277-1279 (2004). | Multileval memory represented by single electrons![]() |
||
| K. Nishiguchi, H. Inokawa, Y. Ono, A. Fujiwara, and Y. Takahashi | |||
| [ABSTRACT] A multilevel dynamic random-access memory using a single-electron box (SEB) and single-electron transistor (SET) is fabricated on a silicon-on-insulator substrate. A one-dimensional field-effect transistor (FET), which is connected to the SEB, modulates a barrier potential to precisely control the number of electrons one by one in the SEB by means of the Coulomb-blockade phenomenon. At room temperature and 26 K, we demonstrate a multilevel memory, in which each interval between the levels is given by a single electron, by using the SET electrometer coupled capacitively to the SEB. The control of stored electrons by the FET assures long-retention time and high-speed write/erase operation. | |||
| Multilevel memory using single-electron turnstile | |||
| Electron. Lett., vol. 40, pp. 229-230 (2004). | Single-electron transfer and detection ![]() |
||
| K. Nishiguchi, H. Inokawa, Y. Ono, A. Fujiwara, and Y. Takahashi | |||
| [ABSTRACT] A multilevel single-electron memory has been successfully demonstrated. Two fine gates with phase-shifted pulse voltages modulate potential barriers in a one-dimensional Si channel to transfer electrons one by one into a memory node, and the number of electrons in the node is sensed by a single-electron transistor. | |||
| Automatic Control of Oscillation Phase of a Single-Electron Transistor | |||
| IEEE Electron Device Lett. vol. 25, pp. 31-33 (2004). | Control of Coulomb blockade osscilation![]() |
||
| K. Nishiguchi, H. Inokawa, Y. Ono, A. Fujiwara, and Y. Takahashi | |||
| [ABSTRACT] Automatic phase control of the Coulomb-blockade (CB) oscillation of a single-electron transistor (SET) is proposed and experimentally demonstrated. Charges in the memory node (MN) capacitively coupled to the SET control the phase of the CB oscillation. The output signal of the SET can controls chares in the MN. This feedback mechanism automatically adjusts the amount of charges, so that the output signal is leveled with a requested one for arbitrary input signal of the SET. The electrical phase control realizes the demonstration of a multifunctional Boolean logic. | |||
| Nanocrystalline silicon electron emitter with a high efficiency enhanced by a planarization technique | |||
| J. Appl. Phys., vol. 92, pp. 2748-2757 (2002). | |||
| K. Nishiguchi, X. Zhao and S. Oda | |||
| [ABSTRACT] A cold electron emitter has been fabricated based on nanocrystalline silicon (nc-Si) quantum dots formed in the gas phase by very-high-frequency plasma decomposition of SiH4. A small size of less than 10 nm and the spherical shape of the nc-Si dots facilitated the generation of hot electrons. Electrons with kinetic energies higher than the work function of the top electrode were extracted into vacuum through the electrode. A planarization process of the nc-Si layer by annealing enhanced the electron emission efficiency to 5%. Efficiency was optimized by varying the thicknesses of the nc-Si layer, the SiO2 layer, and the top electrode film. c 2002 American Institute of Physics. | |||
| Ballistic transport in silicon vertical transistors | |||
| J. Appl. Phys., vol. 92, pp. 1399-1405 (2002). | |||
| K. Nishiguchi and S. Oda | |||
| [ABSTRACT] Clear evidence for ballistic transport has been observed at 5 K from silicon vertical transistors with wrap around gates. The effect of channel shape was investigated experimentally and accounted for theoretically by the anisotropy of the Si conduction band. A reduction in conductance and the appearance of multiple steps were observed when a magnetic field was applied perpendicular to the channel. These results were successfully modeled within the effective mass approximation by including the magnetic vector potential and effects due to series resistance and the spin and valley degeneracy. c 2002 American Institute of Physics. | |||
| A self-aligned two-gate single-electron transistor derived from 0.12μm lithography | |||
| Appl. Phys. Lett., vol. 78, pp. 2070-2072 (2001). | |||
| K. Nishiguchi and S. Oda | |||
| [ABSTRACT] A single-electron transistor (SET) with two gates was fabricated via the self-aligned evaporation of Al into a trench structure comprised of Si and SiO2. The initial trench, which was comparable to 0.12 μm lines and defined by electron-beam lithography, was reduced to 0.05×0.02 μm by a slightly anisotropic etching characteristic. These processes allow for the production of SET devices using current silicon fabrication techniques. The simultaneous formation of two gates allows for one gate to be used to control the background charge of each device. The shift of Coulomb oscillation peaks was clearly shown by controlling the second gate bias. An inverter logic operation at a temperature of 5 K with a gain of 1.3 was obtained. These characteristics indicate that such SET logic devices, based on a combination of the good performance of the Al SET and the high level of control of the fabrication of Si technology, have considerable potential for future use. c 2001 American Institute of Physics. | |||
| Electron transport in a single silicon quantum structure using a vertical silicon probe | |||
| J. Appl. Phys., vol. 88, pp. 4186-4190 (2000). | |||
| K. Nishiguchi and S. Oda | |||
| [ABSTRACT] We present a method of electrical measurement of single nanocrystalline silicon (nc-Si) particles fabricated by plasma-enhanced chemical vapor deposition (CVD) at very high frequency of 144 MHz. A vertical Si probe structure with a spheroidal shaped hole in SiO2 and a CVD grown polycrystalline Si electrode allows stable measurement of current through a single nc-Si quantum dot. Periodic Coulomb staircases are observed between 5 and 50 K. The temperature dependence of the differential conductance is consistent with these being electron transport through a double junction array. A Monte Carlo simulation further supports the double junction array model where a nc-Si quantum dot is covered by 1.5-nm-thick natural oxide as a tunnel barrier. Moreover, applying a wraparound gate makes it possible to observe Coulomb oscillation. c 2000 American Institute of Physics. | |||
| Conductance quantization in nanoscale vertical-structure silicon field-effect transistors with a wrap gate | |||
| Appl. Phys. Lett, vol. 76, pp. 2922-2924 (2000) | |||
| K. Nishiguchi and S. Oda | |||
| [ABSTRACT] Experimental results of quantum ballistic transport in single quantum contact by using vertical structure silicon field effect transistors with a wrap gate are presented. Based on dc measurement, the conductance」oltage characteristics show quantized plateaus at multiples of 2e^2/h. The devices were prepared by electron beam lithography and by combinations of various types of etching. The channel is fabricated by the chemical vapor deposition of amorphous silicon and solid-phase crystallization. The vertical structure allows a channel length as short as 30 nm, which is defined by the film thickness. The effective channel is reduced by the depletion potential, resulting in a much narrower channel width compared to the geometrical width of 60 nm. Thus, the effective size of the silicon transistor is smaller than the elastic mean free path of 40 nm, resulting in the conduction quantization at 3-5 K. c 2000 American Institute of Physics. | |||